

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently Amended) A method executed in a processor comprising:  
storing queue descriptors in a memory, the queue descriptors each specifying a structure of a respective queue;  
determining which of the queue descriptors stored in the memory were most recently accessed according to a criterion,  
storing the determined subset of queue descriptors in a cache in a processor's memory controller logic, the determined subset of queue descriptors stored in the cache including less than all of the queue descriptors stored in the memory;  
receiving a request to perform an enqueue or a dequeue operation with respect to a particular queue; and  
referencing a corresponding queue descriptor stored in the cache to execute the operation, the queue descriptor specifying a structure of the particular queue.
2. (Previously presented) The method of claim 1 further comprising:  
maintaining a list of addresses associated with the subset of queue descriptors stored in the cache.
3. (Original) The method of claim 2 further comprising:  
storing in the cache a queue descriptor corresponding to each address in the list.
4. (Original) The method of claim 3 further comprising:

tracking an address stored in the content addressable memory, the address corresponding to a queue descriptor that was least recently used for an enqueue or dequeue operation.

5. (Original) The method of claim 4 further comprising:  
removing the least-recently-used address from the list if the list lacks an entry corresponding to the queue specified by the request; and  
replacing the removed address with an address corresponding to the specified queue.
6. (Original) The method of claim 3 further comprising:  
issuing commands to the memory controller logic to return and fetch queue descriptors to and from the memory to maintain coherence between the queue descriptors in the cache and the list of addresses in the content addressable memory.
7. (Original) The method of claim 6 further comprising:  
modifying the queue descriptor referenced by the enqueue or dequeue operation;  
and  
returning the modified queue descriptors to memory from the cache.
8. (Original) The method of claim 1 further comprising:  
executing an enqueue operation without waiting for completion of a previous dequeue operation.
9. (Currently Amended) An apparatus comprising:  
a memory to store queue descriptors, each of which specifies a structure of a respective queue;  
a network processor coupled to the memory further comprising:

memory controller logic that includes a cache to store a subset of the queue descriptors in the memory, the subset determined based on which of the queue descriptors stored in the memory were most recently accessed according to a criterion, and the determined subset of queue descriptors stored in the cache including less than all of the queue descriptors stored in the memory; and

a programming engine that accesses a list of addresses in the memory corresponding to the queue descriptors stored in the cache; and

wherein the processor is configured to reference a corresponding queue descriptor in the cache in response to a request to perform an enqueue or a dequeue operation with respect to a particular queue.

10. (Original) The apparatus of claim 9 wherein the programming engine includes a content addressable memory to store the list of addresses.

11. (Original) The apparatus of claim 10 wherein the content addressable memory is configured to track which address in the list was least recently used by the processor for an enqueue or dequeue operation.

12. (Original) The apparatus of claim 9 wherein the programming engine is configured to:

remove the least-recently-used address from its list of addresses if the list lacks an entry corresponding to the queue specified by the request; and

replace the removed address with an address corresponding to the specified queue.

13. (Original) The apparatus of claim 9 wherein the programming engine is configured to issue commands to the memory controller logic to return and fetch queue

descriptors to and from memory to maintain coherence between the queue descriptors in the cache and the list of addresses in the programming engine.

14. (Original) The apparatus of claim 9 wherein the processor is configured to return to memory from the cache a queue descriptor modified by an enqueue or dequeue operation.

15. (Original) The apparatus of claim 9 wherein the processor is configured to execute an enqueue operation without waiting for completion of a previous dequeue operation if the queue would otherwise be unempty upon completion of the dequeue operation.

16. (Currently Amended) An article comprising a computer-readable medium that stores computer-executable instructions for causing a computer system to:

store queue descriptors in a memory, the queue descriptors each specifying a structure of a respective queue;

determine which of the queue descriptors stored in the memory were most recently accessed according to a criterion,

store the determined subset of queue descriptors in a cache in a processor's memory controller logic, the determined subset of queue descriptors stored in the cache including less than all of the queue descriptors stored in the memory; and

reference a queue descriptor stored in a cache in a processor's memory controller logic, the cache including a subset of the queue descriptors, in response to receiving a request to perform an enqueue or dequeue operation with respect to a particular queue, the queue descriptor specifying the structure of the queue

17. (Original) The article of claim 16 comprising instructions for causing the computer system to:

maintain in a content addressable memory a list of addresses of a subset of queue descriptors stored in a memory.

18. (Original) The article of claim 17 comprising instructions for causing the computer system to:

store in the cache a queue descriptor corresponding to each address in the list.

19. (Original) The article of claim 18 comprising instructions for causing the computer system to:

track an address in the content addressable memory, the address corresponding to a queue descriptor that was least recently used for an enqueue or dequeue operation.

20. (Original) The article of claim 19 comprising instructions for causing the computer system to:

remove the least-recently-used address from the list if the list lacks an entry corresponding to the queue specified by the request; and

replace the removed address with an address corresponding to the specified queue.

21. (Original) The article of claim 18 comprising instructions for causing the computer system to:

issue commands to the memory controller logic to return and fetch queue descriptors to and from the memory to maintain coherence between the queue descriptors in the cache and the list of addresses in the content addressable memory.

22. (Original) The article of claim 21 comprising instructions for causing the computer system to:

return a queue descriptor modified by an enqueue or dequeue operation from the cache to memory.

23. (Original) The article of claim 16 comprising instructions for causing a computer system to:

execute an enqueue operation without waiting for completion of a previous dequeue operation if the queue would otherwise be unempty upon completion of the dequeue operation.